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Abstract. Path checking, the special case of the model checking problem where the
model under consideration is a single path, plays an important role in monitoring, test-
ing, and verification. We prove that for linear-time temporal logic (LTL), path checking
can be efficiently parallelized. In addition to the core logic, we consider the extensions
of LTL with bounded-future (BLTL) and past-time (LTL+Past) operators. Even though
both extensions improve the succinctness of the logic exponentially, path checking re-
mains efficiently parallelizable: Our algorithm for LTL, LTL+Past, and BLTL+Past is in
AC1(logDCFL) ⊆ NC.
1. Introduction
Linear-time temporal logic (LTL) is the standard specification language to describe proper-
ties of computation paths. The problem of checking whether a given finite path satisfies an
LTL formula plays a key role in monitoring and runtime verification [14, 12, 7, 2, 5], where
individual paths are checked either online, during the execution of the system, or offline, for
example based on an error report. Similarly, path checking occurs in testing [3] and in sev-
eral static verification techniques, notably in Monte-Carlo-based probabilistic verification,
where large numbers of randomly generated sample paths are analyzed [31].
Somewhat surprisingly, given the widespread use of LTL, the complexity of the path
checking problem is still open [26]. The established upper bound is P: The algorithms in the
literature traverse the path sequentially (cf. [12, 26, 14]); by going backwards from the end
of the path, one can ensure that, in each step, the value of each subformula is updated in
constant time, which results in running time that is quadratic in the size of the formula plus
the length of the path. The only known lower bound is NC1 [9], the complexity of evaluating
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Figure 1: Circuit resulting from unrolling the LTL formula ((aU b) U (cU d)) U e over a path
ρ of length 5. We denote the value of an atomic proposition p at a path position
i = 0, . . . , 4 by pi.
Boolean expressions. The large gap between the bounds is especially unsatisfying in light
of the recent trend to implement path checking algorithms in hardware, which is inherently
parallel. For example, the IEEE standard temporal logic PSL [15], an extension of LTL,
has become part of the hardware description language VHDL, and several tools [7, 5, 11]
are available to synthesize hardware-based monitors from assertions written in PSL. Can
we improve over the sequential approach by evaluating entire blocks of path positions in
parallel?
Parallelizing LTL path checking. We show that LTL path checking can indeed be par-
allelized efficiently. Our approach is inspired by work in the related area of evaluating
monotone Boolean circuits [13, 10, 20, 4, 25, 6]. Rather than sequentially traversing the
path, we consider the circuit that results from unrolling the formula in positive normal
form over the path using the expansion laws of the logic. Using the positive normal form
of the formula ensures that the resulting circuit is monotone. The size of the circuit is
quadratic in the size of formula plus the size of the path. For logarithmic measures, the
circuit thus is of the same order as the input. Figure 1 shows such a circuit for the formula
((aU b) U (cU d)) U e and a path of length 5.
Yang [30] and, independently, Delcher and Kosaraju [8] have shown that monotone
Boolean circuits can be evaluated efficiently in parallel if the graph of the circuit has a
planar embedding. Unfortunately, this condition is already violated in the simple example
of Figure 1 as shown in Figure 2. Individually, however, each operator results in a planar
circuit: for example, d U e results in e0 ∨ (d0 ∧ (e1 ∨ (d1 ∧ . . .) · · · ). The complete formula
thus defines a tree of planar circuits.
Our path checking algorithm works on this tree of circuits. We perform a parallel tree
contraction [1, 19, 18] to collapse a parent node and its children nodes into a single planar
circuit. Simple paths in the tree immediately collapse into a planar circuit; the remaining
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Figure 2: Circuit resulting from unrolling the LTL formula ((aU b) U (cU d)) U e over a path
ρ of length 5. The red colored minor of the graph of the circuit is a K5. Thus
the circuit is not planar.
binary tree is contracted incrementally, until only a single planar circuit remains. The key
insight for this construction is that a contraction can be carried out as soon as one of the
children has been evaluated. Initially, all leaves correspond to atomic propositions. During
the contraction all leaves are evaluated. Because no leaf has to wait for the evaluation of
its sibling before it can be contracted with its parent, we can contract a fixed portion of the
nodes in every sequential step, and therefore terminate in at most a logarithmic number of
steps.
The path checking problem can, hence, be parallelized efficiently. The key properties
of LTL that are exploited in the construction are the existence of a positive normal form
of linear size and expansion laws that, when iteratively applied, increase the size of the
Boolean circuit only linearly in the number of iteration steps. The combinatorial structure
of the resulting circuit allows for an efficient reduction of the evaluation problem to the
evaluation problem of planar Boolean circuits. In addition to planarity, our construction
maintains some further technical invariants, in particular that the circuits have all input
gates on the outer face. Analyzing this construction, we obtain the result that the path
checking problem is in AC1(logDCFL):
Theorem 1. The LTL path checking problem is in AC1(logDCFL).
The AC1(logDCFL) complexity results from a reduction that is performed by an outer
algorithm, which can be implemented as a uniform family of Boolean circuits of logarithmic
depth, and an inner operation, which is represented through unbounded fan-in gates that
are embedded in the circuits and that serve as logDCFL oracles. The AC1 complexity of the
outer reduction is due to the tree contraction algorithm. Throughout the contraction, each
atomic contraction operation processes a sub-circuit with a size that is of the same order as
the overall input circuit. Hence, the oracle gates have non-constant fan-in. The whole tree
contraction is performed in a logarithmic number of parallel steps. Thus, the contraction
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algorithm implements an AC1 reduction. Within the AC1 contraction circuits, the oracle
gates perform the evaluation of a certain class of monotone planar Boolean circuits. This
operation can be bound to a complexity of logDCFL. In summary, the overall path checking
algorithm consists of two sequential reduction steps: First the LTL path checking problem
is reduced (in logarithmic space) to the problem of evaluating a certain class of monotone
Boolean circuits. Second, the problem of evaluating those circuits is AC1 reduced to the
problem of evaluating a certain class of monotone planar Boolean circuits. The latter
problem is solved by an logDCFL oracle.
The LTL path checking problem is closely related to the membership problems for
the various types of regular expressions: the membership problem is in NL for regular
expressions [16], in logCFL for semi-extended regular expressions [28], and P-complete for
star-free regular expressions and extended regular expressions [27]. Of particular interest
is the comparison to the star-free regular expressions, since they have the same expressive
power as LTL on finite paths [24]. With AC1(logDCFL) vs. P, our result demonstrates a
computational advantage for LTL.
LTL with past and bounded-future operators. Practical temporal logics like PSL
extend LTL with additional operators that help the user to write shorter and simpler spec-
ifications. Such extensions often come at a price: adding extended regular expressions,
for example, makes the path checking problem P-complete [27]. We show that this is not
always the case: past-time and bounded operators are two major extensions of LTL, which
both improve the succinctness of the logic exponentially, and whose path checking problems
remain efficiently parallelizable.
Past-time operators are the dual of the standard modalities, referring to past instead
of future events. Past-time operators greatly simplify properties like “b is always preceded
by a”, which, in the core logic, require an unintuitive application of the Until operator, as
in G¬(¬aU b ∧ ¬a). Furthermore, Laroussinie, Markey and Schoebelen [23] proved that
the property “all future states that agree with the initial state on propositions p1, p2, . . . pn,
also agree on proposition p0,” which can obviously be expressed as a simple past-time
formula, requires an exponentially larger formula if only future-time operators are allowed.
However, since past operators are the dual of future operators, they also result in planar
circuits; hence, the construction for LTL can directly be applied to the tree of circuits that
results from LTL formulas with unbounded past and future operators and we obtain the
following result:
Theorem 2. The LTL+Past path checking problem is in AC1(logDCFL).
Bounded operators express that a condition holds at least for a given, fixed number of
steps, or must occur within such a number of steps. Bounded specifications are especially
useful in monitoring applications [11], where unbounded modalities are problematic: if only
the finite prefix of a computation is visible, it is impossible to falsify an unbounded live-
ness property or validate an unbounded safety property. The succinctness of the bounded
operators is due to the fact that expanding the bounded operators into a formula tree repli-
cates subformulas, causing an exponential blow-up in the formula size. Another exponential
blow-up is due to the logarithmic encoding of the bounds compared to an unary encoding
in the form of nested next-operators.
A naive solution for the path checking problem of the extended logic would be to simply
unfold the formula to the core fragment and then apply the construction described above
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Figure 3: The circuit for the bounded formula φU3 ψ. Since the red colored subgraph
is a K3,3, the circuit has no planar embedding. However, if the φi-gates are
constants, then propagating the constants eliminates the edges that prevent the
shown embedding from being planar.
for the LTL operators. Because of the doubly exponential blow-up, however, such a solution
would no longer be in NC. If we instead apply the expansion laws for the bounded operators
to the original formula, we obtain a circuit of polynomial size, but with a more complex
structure. Because of this more complex structure, the path checking construction that we
described above for the core logic is no longer applicable. Consider the circuit corresponding
to the bounded formula φU3 ψ, shown in Figure 3: Since the graph of the circuit contains a
K3,3 subgraph, it has no planar embedding. Translating a formula with bounded operators
to a tree of circuits would thus include non-planar circuits, which in general cannot be
evaluated efficiently in parallel.
The key insight of the construction for the extended logic is that, although the circuit for
the bounded operators is not planar a priori, an equivalent planar circuit can be constructed
as soon as one of the direct subformulas has been evaluated. Suppose, for example, that
the φi-gates in the circuit shown in Figure 3 are constants. Propagating these constants
eliminates all edges that prevent the shown embedding from being planar! In general, simple
propagation is not enough to make the circuit planar. This is illustrated in Figure 4, where
the same formula is analyzed under the assumption that the ψi-gates are constant. While
the propagation of the constants replaces parts of the circuit (identified by the dotted lines)
with constants, there remain references to φi-gates, e.g., the two references to φ2, that
prevent the shown embedding from being planar. However, an equivalent planar circuit
exists: This circuit, shown in Figure 4 as a gray overlay, replaces the disturbing references
to the φi-gates by vertical edges to subcircuits. For example, the first occurrence of φ2 in
φ2 ∧ (0 ∨ (φ2 ∧ (0 ∨ (ψ3 ∧ 1)) is replaced with an edge to the subcircuit φ2 ∧ (0 ∨ (ψ3 ∧ 1)).
The resulting circuit is equivalent, because the additional conjunct is redundant.
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Figure 4: The circuit for the bounded formula φU3 ψ from Figure 3. If the ψi-gates evaluate
to the constants shown in the bottom line, then the circuit depicted as a gray-
colored overlay is an equivalent planar circuit.
Based on these observations, we present a translation from bounded temporal formulas
to circuits that is guaranteed to produce planar circuits, but requires that one of the direct
subformulas has already been evaluated. To meet this requirement, our path checking
algorithm generates the circuits on-the-fly : a circuit for a subformula φ is constructed only
when a direct subformula of φ is already evaluated. In this way, we avoid the construction
of circuits that cannot be evaluated efficiently in parallel. As in the algorithm for LTL, we
evaluate a fixed portion of the subformulas in every sequential step and thus terminate in
time logarithmic in the size of the formula (bounds are encoded in O(1)) plus the length of
the path. We prove the following result:
Theorem 3. The BLTL+Past path checking problem is in AC1(logDCFL).
The remainder of the paper is structured as follows. After preliminaries in Section 2,
Section 3 discusses the evaluation of monotone Boolean circuits. We introduce transducer
circuits, which are circuits with a defined interface of input and output gates, and show
that the composition of two planar transducer circuits can be computed in logDCFL. In
Section 4, we describe the on-the-fly translation of BLTL+Past-formulas to planar circuits.
In Section 5, we present the parallel path checking algorithm. We conclude with pointers
to open questions in Section 6.
2. Preliminaries
2.1. Linear-Time Temporal Logic. We consider linear-time temporal logic (LTL) with
the usual finite-path semantics, which includes a weak and a strong version of the Next
operator [24]. Let P be a set of atomic propositions. The LTL formulas are defined
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inductively as follows: every atomic proposition p ∈ P is a formula. If φ and ψ are formulas,
then so are
¬φ, φ ∧ ψ, φ ∨ ψ, X∃ φ, X∀ φ, φ U ψ, and φRψ .
The size of a formula φ is denoted by ‖φ‖.
LTL formulas are evaluated over computation paths. A path ρ = ρ0, . . . , ρn−1 is a finite
sequence of states where each state ρi for i = 0, . . . , n − 1 is a valuation ρi ∈ 2P of the
atomic propositions. The length of ρ is n and is denoted by ‖ρ‖. Given an LTL formula φ,
a nonempty path ρ satisfies φ at position i (0 ≤ i < ‖ρ‖), denoted by (ρ, i) |= φ, if one of
the following holds:
• φ ∈ P and φ ∈ ρi,
• φ = ¬ψ and (ρ, i) 6|= ψ,
• φ = φl ∧ φr and (ρ, i) |= φl and (ρ, i) |= φr,
• φ = φl ∨ φr and (ρ, i) |= φl or (ρ, i) |= φr,
• φ = X∃ψ and i+ 1 < ‖ρ‖ and (ρ, i+ 1) |= ψ,
• φ = X∀ψ and i+ 1 = ‖ρ‖ or (ρ, i+ 1) |= ψ,
• φ = φl Uφr and ∃j, i ≤ j < ‖ρ‖.(ρ, j) |= φr and ∀k, i ≤ k < j.(ρ, k) |= φl, or
• φ = φl Rφr and ∀j, i ≤ j < ‖ρ‖.(ρ, j) |= φr or ∃k, i ≤ k < j.(ρ, k) |= φl.
An LTL formula φ is satisfied by a nonempty path ρ (denoted by ρ |= φ) iff (ρ, 0) |= φ.
By φ(ρ) we denote the Boolean sequence s ∈ B‖ρ‖ with si = 1 if and only if (ρ, i) |= φ for
0 ≤ i < ‖ρ‖.
An LTL formula φ is said to be in positive normal form if in φ only atomic propositions
appear in the scope of the symbol ¬. The following dualities ensure that each LTL formula
φ can be rewritten into a formula φ′ in positive normal form with ‖φ′‖ = O(‖φ‖).
¬¬φ ≡ φ ;
¬X∀φ ≡ X∃¬φ ;
¬(φl ∧ φr) ≡ (¬φl) ∨ (¬φr) ;
¬(φl Uφr) ≡ (¬φl) R(¬φr) .
The semantics of LTL implies the expansion laws, which relate the satisfaction of a temporal
formula in some position of the path to the satisfaction of the formula in the next position
and the satisfaction of its subformulas in the present position:
φl Uφr ≡ φr ∨ (φl ∧X∃ (φl Uφr)) ;
φl Rφr ≡ φr ∧ (φl ∨X∀ (φl Rφr)) .
We now extend LTL with the past-time operators Y∃ (strong Yesterday), Y∀ (weak Yester-
day), S (Since), and T (Trigger) with the following semantics:
• (ρ, i) |= Y∃ψ iff
i− 1 ≥ 0 and (ρ, i− 1) |= ψ ,
• (ρ, i) |= Y∀ψ iff
i− 1 < 0 or (ρ, i− 1) |= ψ ,
• (ρ, i) |= φl Sφr iff
∃j, i ≥ j ≥ 0.(ρ, j) |= φr and ∀k, i ≥ k > j.(ρ, k) |= φl , and
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• (ρ, i) |= φl Tφr iff
∀j, i ≥ j ≥ 0.(ρ, j) |= φr or ∃k, i ≥ k > j.(ρ, k) |= φl .
We call the resulting logic linear-time temporal logic with past (LTL+Past). The following
dualities ensure that each LTL+Past formula φ can be rewritten into a formula φ′ in positive
normal form with ‖φ′‖ = O(‖φ‖).
¬Y∀φ ≡ Y∃¬φ ;
¬(φl Sφr) ≡ (¬φl) T(¬φr) .
The expansion laws for the past operators are
φl Sφr ≡ φr ∨ (φl ∧Y∃ (φl Sφr)) ;
φl Tφr ≡ φr ∧ (φl ∨Y∀ (φl Tφr)) .
To obtain linear-time temporal logic with past and bounds (BLTL+Past) we further add the
bounded temporal operators Ub , Rb , Sb , and Tb, where b ∈ N is any natural number.
(For technical reasons, the size of a formula is defined using unary encoding for the bounds.
However, our results are actually indepent of the encoding of the bounds.) The semantics
of the bounded operators is defined as follows:
• (ρ, i) |= φl Ub φr iff
∃j, i ≤ j ≤ min(i+ b, ‖ρ‖ − 1).(ρ, j) |= φr and ∀k, i ≤ k < j.(ρ, k) |= φl ,
• (ρ, i) |= φl Rb φr iff
∀j, i ≤ j ≤ min(i+ b, ‖ρ‖ − 1).(ρ, j) |= φr or ∃k, i ≤ k < j.(ρ, k) |= φl ,
• (ρ, i) |= φl Sb φr iff
∃j, i ≥ j ≥ max(i− b, 0).(ρ, j) |= φr and ∀k, i ≥ k > j.(ρ, k) |= φl , and
• (ρ, i) |= φl Tb φr iff
∀j, i ≥ j ≥ max(i− b, 0).(ρ, j) |= φr or ∃k, i ≥ k > j.(ρ, k) |= φl .
The following dualities apply to the BLTL+Past operators:
¬(φl Ub φr) ≡ (¬φl) R( ¬φr) ;
¬(φl Sb φr) ≡ (¬φl) T( ¬φr) .
The expansion laws for the bounded operators are defined as follows for b ∈ N:
φl Ub φr ≡
{
φr ∨ (φl ∧X∃ (φl Ub−1 φr)) for b > 0,
φr for b = 0,
φl Rb φr ≡
{
φr ∧ (φl ∨X∀ (φl Rb−1 φr)) for b > 0,
φr for b = 0,
φl Sb φr ≡
{
φr ∨ (φl ∧Y∃ (φl Sb−1 φr)) for b > 0,
φr for b = 0, and
φl Tb φr ≡
{
φr ∧ (φl ∨Y∀ (φl Tb−1 φr)) for b > 0,
φr, for b = 0.
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We are interested in determining if a formula is satisfied by a given path. This is the path
checking problem.
Definition 2.1 (Path Checking Problem). The path checking problem for LTL (LTL+Past,
BLTL+Past) is to decide, for an LTL (LTL+Past, BLTL+Past) formula φ and a nonempty
path ρ, whether ρ |= φ.
Later in this paper we will present a path checking algorithm for BLTL+Past. The
algorithm constructs a circuit that is of polynomial size in the length of the input compu-
tation path and in the size of the input formula including the sum of the bounds. However,
we do not want the complexity of the algorithm to depend on the encoding of the bounds.
The following lemma allows us to prune the size of the bounds that occur in a BLTL+Past
formula to the length of the computation path.
Lemma 2.2. Given a BLTL+Past formula φ and a finite computation path ρ, the
BLTL+Past formula φ′ is obtained from φ by setting each bound n in φ to min(n, ‖ρ‖).
It holds that ρ |= φ if and only if ρ |= φ′.
Proof. By induction over φ.
2.2. Complexity classes within P. We assume familiarity with the standard complexity
classes within P. NC is the class of decision problems decidable in polylogarithmic time on
a parallel computer with a polynomial number of processors. L is the class of problems that
can be decided by a logspace restricted deterministic Turing machine. logDCFL is the class
of problems that can be decided by a logspace and polynomial time restricted deterministic
Turing machine that is additionally equipped with a stack. ACi, i ∈ N, denotes the class of
problems decidable by polynomial size unbounded fan-in Boolean circuits of polylogarithmic
depth of degree i. AC is defined as
⋃
i∈N AC
i. Throughout the paper, all circuits are assumed
to be uniform. Often we use functional versions of complexity classes. Since in our case
the output size of the functions is always polynomially bounded we can use a polynomial
number of circuits for the corresponding class of decision problems, each for computing a
single bit of the output. Thus, in the following we do not explicitly distinguish between
decision problems and functional problems [17]. It holds that
AC0 ( L ⊆ logDCFL ⊆ AC1 ⊆ AC2 ⊆ · · · ⊆ AC = NC ⊆ P .
Further details can be found in the survey paper by Johnson [17].
Given a problem P and a complexity class C, P is AC1 Turing reducible to C (denoted
as P ∈ AC1(C)) if there is a family of AC1 circuits with additional unbounded fan-in
C-oracle gates that decides P . It holds that
AC1 ⊆ AC1(logDCFL) ⊆ AC2 .
For further details on AC1 reductions, we refer to [29].
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Figure 5: An parallel contraction process as produced by Algorithm 2.3.
2.3. Parallel Tree Contraction. The path checking algorithm presented in this paper
relies on efficient parallel tree contraction. Here we follow the approach of [1] and [19].
A rooted binary tree is called regular if all inner nodes have exactly two children. Let
T0 = 〈V0, E0〉 be an ordered, rooted, regular, binary tree. A contraction step on Ti takes a
leaf l of Ti, its sibling s, and its parent p and contracts these nodes into a single node s′ in
the tree Ti+1 = 〈Vi+1, Ei+1〉 with
Vi+1 = (Vi \ {l, p}) , and
Ei+1 =
{
Ei \ {〈p, l〉, 〈p, s〉} if p is the root of Ti,
(Ei \ {〈p, l〉, 〈p, s〉, 〈q, p〉}) ∪ {〈q, s〉}, q ∈ Vi is parent of p otherwise.
Using the fact that a contraction step is a local operation it is possible to perform contraction
steps in parallel on non-overlapping subtrees.
A tree contraction on an ordered, rooted, regular, binary tree T is a process that
iteratively applies contraction steps on the tree T until it is contracted into a singleton tree.
Algorithm 2.3 from [18] performs a tree contraction in dlog ne stages of parallel contraction
steps.
Algorithm 2.3.
Input: an ordered, rooted, regular, binary tree T with n leaves.
Effect: contracts T into a singleton tree.
Number the leaves in order from left to right as 1, . . . , n.
for dlog ne iterations do
Apply the contraction step to all odd numbered leaves that are the left child of their
parent.
Apply the contraction step to all odd numbered leaves that are the right child of their
parent.
Update the numbering of the remaining (even numbered) leaves by dividing each leaf
number by two.
end for
The algorithm can be implemented on an exclusive read exclusive write random access
memory machine (EREW PRAM) such that it runs in time O(log n) with a total work
of O(n) [18]. It is well known that problems that can be solved on an EREW PRAM in
time O(log n) with polynomial total work are contained in AC1 [29]. Figure 5 shows a tree
contraction process for an example tree.
In order to use the parallel tree contraction algorithm to compute some function f on
a labeled tree, the contraction step is piggybacked with a local operation on the labels of
the nodes involved in the contraction step. In order for f to be in AC1, the individual
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contraction steps must be performed in constant time. For our constructions this is not
the case. However, by piggybacking the contraction step with operations that for some
complexity class C are solvable with C-oracle gates, the problem of computing f is AC1-
reduced to C. Hence, by showing that the complexity of the contraction step is in C, the
overall complexity of f is proven to be in AC1(C).
3. Monotone Boolean Circuits
A monotone Boolean circuit 〈Γ, γ〉 consists of a set Γ of gates and a gate labeling γ. The
gate labeling labels each gate either with a Boolean value, with the symbol ?, with a tuple
〈op, left , right〉, or with a tuple 〈id , suc〉, where op ∈ {and , or}, and left , right , and suc are
gates.
A gate that is labeled with a Boolean value is called a constant gate. A gate that is
labeled with ? is called a variable gate. For a non-constant, non-variable gate a labeled with
〈op, b, c〉 or 〈id , b〉, we say that a directly depends on b and c, denoted by a · b, a · c. The
dependence relation is the transitive closure of ·. A gate on which no other gate depends
is called a sink gate. A circuit must not contain any cyclic dependencies.
For a circuit G = 〈Γ, γ〉, const(G) denotes the set of all constant gates in Γ. If Γ =
const(G), we call G constant. By var(G) the set of all variable gates of Γ is denoted. Finally
we define src(G) to be the set of all variable gates and all constant gates that are not sink
gates in Γ. In the following, we assume that all circuits are monotone Boolean circuits. We
omit the labeling whenever it is clear from the context and identify the circuit with its set
of gates.
3.1. Circuit evaluation. The evaluation of a circuit 〈Γ, γ〉 is the (unique) circuit 〈Γ, γ′〉
where for each gate g ∈ Γ the following holds:
• γ′(g) = 0 iff γ(g) = 〈and, l, r〉 and γ′(l) = 0 or γ′(r) = 0,
• γ′(g) = 1 iff γ(g) = 〈and, l, r〉 and γ′(l) = 1 and γ′(r) = 1,
• γ′(g) = 〈id, l〉 iff γ(g) = 〈and, l, r〉 and γ′(l) 6∈ {0, 1} and γ′(r) = 1,
• γ′(g) = 〈id, r〉 iff γ(g) = 〈and, l, r〉 and γ′(r) 6∈ {0, 1} and γ′(l) = 1,
• γ′(g) = 0 iff γ(g) = 〈or, l, r〉 and γ′(l) = 0 and γ′(r) = 0,
• γ′(g) = 1 iff γ(g) = 〈or, l, r〉 and γ′(l) = 1 or γ′(r) = 1,
• γ′(g) = 〈id, l〉 iff γ(g) = 〈or, l, r〉 and γ′(l) 6∈ {0, 1} and γ′(r) = 0,
• γ′(g) = 〈id, r〉 iff γ(g) = 〈or, l, r〉 and γ′(r) 6∈ {0, 1} and γ′(l) = 0,
• γ′(g) = γ′(s) iff γ(g) = 〈id, s〉 and γ′(s) ∈ {0, 1}, and
• γ′(g) = γ(g) otherwise.
A circuit is evaluated if all constant gates are sink gates. In an evaluated circuit, all gates
that do not depend on variable gates are constant. Hence, a circuit without any variable
gates evaluates to a constant circuit; for a circuit that contains variable gates, a subset of
the gates is relabeled: some and -/or -/id -gates are labeled as constant or id -gates.
The problem of evaluating monotone planar circuits has been studied extensively in the
literature [13, 10, 20, 4, 25, 6]. Our construction is based on the evaluation of one-input-face
planar circuits: Given a circuit G = 〈Γ, γ〉 with variable gates X, the graph gr(G) of G is
the directed graph 〈Γ, E〉, where E = {〈a, b〉 ∈ Γ×Γ | a · b}. A circuit C is planar if there
exists a planar embedding of the graph of C. A planar circuit G is one-input-face if there
is a planar embedding such that all gates of src(G) are located on the outer face. Note that
12 L. KUHTZ AND BERND FINKBEINER
an evaluated planar circuit with all variable gates on the outer face is one-input-face. The
evaluation of one-input-face planar circuits can be parallelized efficiently. We make use of
a result by Chakraborty and Datta [6]:
Theorem 3.1 (Chakraborty and Datta 2006). The problem of evaluating an one-input-face
planar circuit without variable gates is in logDCFL.
Using standard techniques [20], the theorem generalizes to circuits that contain variable
gates:
Corollary 3.2. The problem of evaluating an one-input-face planar circuit is in logDCFL.
Proof. We first assign the Boolean constant 1 to all variable gates. Each gate that evaluates
to 0 is turned into a 0 constant gate. Next, we assign 0 to all variable gates. Each gate that
evaluates to 1 is turned into a constant gate with value 1. Since the values of the remaining
gates depend on the variables, they are simply copied. If one of the latter gates depends on
a constant gate, the dependency is removed by changing such a gate into an id -gate.
3.2. Transducer Circuits. The central construction in our path checking algorithm is
circuit composition: circuits for larger subformulas are built from circuits for smaller sub-
formulas by connecting variable gates of one circuit to gates of another circuit. To facilitate
this operation, we introduce transducer circuits, which are circuits with a defined interface
of input and output gates that allow the circuit to transform a sequence of Boolean input
values, for example the values of a subformula at different positions of the path, into a
sequence of output values.
A transducer circuit is a tuple T = 〈Γ, γ, I, O〉 where G = 〈Γ, γ〉 is a circuit, I is a
(strict) ordering of var(G), and O is a (strict) ordering of a subset of Γ. I is called the
input of T and O is called the output of T . The input and output arity is the length of the
input and output, denoted as ‖I‖ and ‖O‖, respectively. We denote the ith element of I
and O by I(i) and O(i), respectively. The transducer circuit T is planar if G has a planar
embedding such that the gates of I appear counter-clockwise ordered on the outer face, the
gates of O appear clockwise ordered on the outer face, and between any two gates of I on
the outer face there are either no or all gates of O, i.e., the gates of I and O do not appear
interleaved on the outer face.
Given two planar transducer circuits G = 〈Γ, γ, IG, OG〉 and D = 〈∆, δ, ID, OD〉, G is
composable with D if the input arity of D equals the output arity of G. The composition
G ◦D of G with D is the planar transducer circuit E = 〈E, , IE , OE〉 with E = Γ ∪˙∆,
IE = IG, OE = OD and
(g) =
{
γ(g), for g ∈ Γ,
δ(g), for g ∈ ∆ \ var(∆), and
(ID(i)) = 〈id , OG(i)〉, for 0 ≤ i < ‖OG‖.
The composition G ◦D can be computed by a logspace restricted deterministic Turing
machine.
A transducer circuit T represents a function fT : B‖I‖ → B‖O‖, where fT (s) for some
sequence s ∈ B‖I‖ is computed by evaluating the composition of T with the constant circuit
that represents s. The values of the output gates of the resulting constant circuit define the
sequence fT (s).
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Lemma 3.3. For two one-input-face planar transducer circuits G and D, such that G is
composable with D, the evaluation of G ◦D is an evaluated one-input-face planar transducer
circuit and can be computed within logDCFL.
Proof. Let G = 〈Γ, γ, IG, OG〉 and D = 〈∆, δ, ID, OD〉. The transducer circuits G′ and D′
are obtained from G and D, respectively, as follows. For each i, 0 ≤ i < ‖OG‖, with OG(i)
being a constant gate b in G
• b is removed from G′, including O′G(i),
• b is added to D′,
• δ′(ID(i)) = b, and
• ID(i) is removed from I ′D.
In other words: all constant outputs of G are moved out of G′ into D′. Clearly, G′ is
composable with D′ and the evaluation of G′ ◦D′ equals the evaluation of G ◦D. Further,
G′ and D′ are both one-input-face and planar. Because G′ is one-input-face, all constants
are either on the outer face or are sinks. Since all constant gates that are sinks in G but
not in G ◦D have been moved out of G′ into D′ it holds that all constants in G′ are on
the outer face or are sinks also in G′ ◦D′. G′ ◦D′ generally is not one-input-face, because
src(D′) can contain constant gates that are neither sinks nor on the outer face of G′ ◦D′,
thus preventing the application of Theorem 3.1. However, D′ is one-input-face and planar
and can thus be evaluated in logDCFL using Theorem 3.1, resulting in a circuit D′′ where
all constants are sinks. Now, in the composition of G′ with D′′ all constants are either
on the outer face of G′ or are sinks. Thus, G′ ◦D′′ is an one-input-face planar transducer
circuit that can be evaluated in logDCFL. The circuits G′, and D′, as well as the circuit
compositions are computable in logarithmic space.
4. Constructing Circuits On-The-Fly
We now describe the translation of BLTL+Past-formulas in positive normal form to planar
circuits. As discussed in the introduction, the translation is not done as a preprocessing step,
but rather delayed until one of the direct subformulas has been evaluated. We guarantee
that the resulting circuit is planar, one-input-face, and evaluated. The path checking algo-
rithm, which will be presented in the next section, composes the evaluated one-input-face
planar circuits in order to represent larger partially evaluated subformulas.
Given a path ρ and a BLTL+Past formula φ in positive normal form with at most
one unevaluated direct subformula, the following construction provides a function cirρ that
maps the top-level operator of φ and its evaluated subformulas to an evaluated one-input-
face planar transducer circuit that represents a partial evaluation of φ on ρ. The output arity
of the circuit is ‖ρ‖, the input arity is ‖ρ‖ for all formulas except for atomic propositions,
where the circuit has input arity 0. The circuit can be constructed by a logspace restricted
Turing machine. The full details of the construction are provided in the appendix.
4.1. Atomic propositions. For an atomic proposition p, the circuit is a set of constant
gates, one for each path position. The value of a gate is the value of p at the respective
position of ρ: cirρ(p) = 〈{o0, . . . , on−1} , l, ε, O〉, where n = ‖ρ‖, O = o0, . . . , on−1, l(oi) = 1
iff p ∈ ρi, and ε denotes an empty input sequence. Clearly, a set of constant gates is an
evaluated one-input-face planar transducer circuit.
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4.2. Unary operators. For the unary operators X∃,X∀,Y∃, and Y∀, the circuit shifts the
value of the input by one position in the respective direction. The first (respective last)
position of the output is a constant with value 0 for strong operators and value 1 for weak
operators. Again, the circuits are obviously planar, one-input-face, and evaluated, and of
input and output arity ‖ρ‖. E.g. cirρ(X∃) = 〈G, l, I, O〉, where n = ‖ρ‖, I = v0, . . . , vn−1,
O = o0, . . . , on−1, G = {v0, . . . , vn−1} ∪ {o0, . . . , on−1}, and
l(oi) =
{
〈id , vi+1〉 for 0 ≤ i < n− 1,
0 for i = n− 1, and
l(vi) = ? for 0 ≤ i < n.
4.3. Binary operators. The binary operators require two constructions, one for the case
where the left argument has been evaluated and one for the case where the right argument
has been evaluated. For each operator op, we define two logspace-computable functions
cirρ(s, op) and cirρ(op, s), which compute the circuit given an evaluation s ∈ B‖ρ‖ of the
left and right subformula, respectively.
For the Boolean operators, the two functions are the same, e.g., cirρ(∨, s) = cirρ(s,∨) =
〈G, l, I, O〉, where n = ‖ρ‖, I = v0, . . . , vn−1, O = o0, . . . , on−1, G = {v0, . . . , vn−1} ∪
{o0, . . . , on−1}, and
l(oi) =
{
〈id , vi〉 for si = 0 and 0 ≤ i < n,
1 for si = 1 and 0 ≤ i < n, and
l(vi) = ? for 0 ≤ i < n.
For the unbounded temporal operators, the constructions are derived from the expansion
laws of the logic, such as φl Uφr ≡ φr∨(φl∧X∃ (φl Uφr)) for the unbounded Until operator.
The expanded formula is transformed into a transducer circuit by substituting constants
for evaluated subformulas and variable gates for unevaluated subformulas. E.g. cirρ(U, s) =
〈G, l, I, O〉, where n = ‖ρ‖, I = v0, . . . , vn−1, O = o0, . . . , on−1, G = {v0, . . . , vn−1} ∪
{o0, . . . , on−1}, and
l(oi) =

〈and , vi, oi+1〉 for 0 ≤ i < n− 1 and si = 0,
1 for 0 ≤ i < n− 1 and si = 1,
sn−1 for i = n− 1, and
l(vi) = ? for 0 ≤ i < n,
and cirρ(s,U) = 〈G, l, I, O〉, where
l(oi) =

〈or , vi, oi+1〉 for 0 ≤ i < n− 1 and si = 1,
〈id , vi〉 for 0 ≤ i < n− 1 and si = 0,
〈id , vn−1〉 for i = n− 1, and
l(vi) = ? for 0 ≤ i < n.
The most difficult part of the construction is the translation for the bounded operators,
which we now present in detail for the bounded Until operator Ub . Figure 6 illustrates the
construction of cirρ(s, Ub ) for a valuation s = 0, 1, 0, 1, 1, 1, 0, 1 of the left subformula. The
gates indexed by i, j compute the value of the formula at position i and “remaining” bound
b− j. If, at some position, the left subformula evaluates to 0, then the formula simplifies to
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id0,0
id0,1
id0,2
?0,3
0
∨1,0
∨1,1
∨1,2
?1,3
1
id2,0
id2,1
id2,2
?2,3
0
∨3,0
∨3,1
∨3,2
?3,3
1
∨4,0
∨4,1
∨4,2
?4,3
1
∨5,0
∨5,1
∨5,2
?5,3
1
id6,0
id6,1
id6,2
?6,3
0
id7,0
id7,1
id7,2
?7,3
1
Figure 6: The circuit cirρ(s, U3 ) for ‖ρ‖ = 8. The bottom line shows an example evaluation
s = 0, 1, 0, 1, 1, 1, 0, 1 of the left subformula.
∧0
?0
0
11
?1
1
02
?2
0
03
?3
0
∧4
?4
0
∧5
?5
0
∧6
?6
0
17
?7
1
Figure 7: The circuit cirρ( U3 , s) for ‖ρ‖ = 8. The bottom line shows an example evaluation
s = 0, 1, 0, 0, 0, 0, 0, 1 of the right subformula.
the right subformula, independently of the remaining bound. This results in vertical edges
in the circuit. If the left subformula evaluates to 1, then the formula is true if it is either
true for bound j − 1 in position i+ 1 or for bound j − 1 in position i. In the circuit, this is
computed as a disjunction of the vertical and the diagonal neighbor.
We define cirρ(s, Ub ) = 〈G, l, I, O〉, where G = {vi,j | 0 ≤ i < n, 0 ≤ j ≤ b}, I =
v0,b, . . . , vn−1,b, O = v0,0, . . . , vn−1,0, and
l(vi,j) =

〈id , vi,j+1〉 for 0 ≤ i < n− 1 and j < b and si = 0,
〈or , vi,j+1, vi+1,j+1〉 for 0 ≤ i < n− 1 and j < b and si = 1,
〈id , vi,j+1〉 for i = n− 1 and j < b, and
? for j = b.
The construction of cirρ( U3 , s) for the valuation s = 0, 1, 0, 0, 0, 0, 0, 1 of the right sub-
formula is illustrated in Figure 7. Here, the gates indexed by i compute the value of the
formula at position i. If the right subformula evaluates to 1 in position i, then the value
of the formula is 1 in position i, and is computed by the conjunction over the values of the
left subformulas in positions i− b to i− 1. Further to the left from i− b, the value is 0 until
another 1 occurs in the valuation of the right subformula.
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The circuit is therefore defined as cirρ( Ub , s) = 〈G, l, I, O〉, where I = v0, . . . , vn−1,
O = o0, . . . , on−1, G = {v0, . . . , vn−1} ∪ {o0, . . . , on−1}, and
l(oi) =

1 for 0 ≤ i < n and si = 1,
0 for 0 ≤ i < n and ∀j, i ≤ j < min(i+ b, n).sj = 0,
〈and , vi, oi+1〉 for 0 ≤ i < n− 1, si = 0, ∃j, i < j < min(i+ b, n).sj = 1, and
l(vi) = ? for 0 ≤ i < n.
We conclude the section with a lemma that formally states the existence of the logspace-
computable function cirρ with the required properties. The complete construction of cirρ is
provided in the appendix.
Lemma 4.1. Let φ and ψ formulas and p an atomic proposition. Let ρ a path and
s, t ∈ B‖ρ‖ with s = φ(ρ) and t = ψ(ρ). There is an logspace-computable function cirρ map-
ping its arguments to evaluated one-input-face planar transducer circuits such that p(ρ) =
cirρ(p)(), (op φ)(ρ) = fcirρ(op)(s) for op ∈ {X∃,X∀,Y∃,Y∀}, and (φ opψ)(ρ) = fcirρ(s,op)(t)
and (φ opψ)(ρ) = fcirρ(op,t)(s) for op ∈ {∨,∧,U, Ub ,R, Rb ,S, Sb ,T, Tb }.
5. Parallel Tree Contraction for Path Checking
The parallel path checking algorithm for BLTL+Past formulas is based on a bottom-up
evaluation of the formula converted to positive normal form starting with the atomic propo-
sitions. The central data structure is a binary tree, called the contraction tree, that keeps
track of the dependencies between the different evaluation steps. Initially, the contraction
tree corresponds to the formula tree where each unary node (due to X∃, X∀, Y∃, and Y∀
operators) has been merged into a single node with its unique child node. The evaluation
of the formula is performed by contraction steps, which contract a node that has already
been evaluated with its parent into a new edge from its sibling to its parent. The resulting
edge is labeled by a planar circuit that represents the partially evaluated subformula.
Since no child needs to wait for the evaluation of its sibling before it can be contracted
with its parent, a constant portion of the nodes can be contracted in parallel, and, within
logarithmic time, the tree is evaluated to a single constant circuit. We now describe and
analyze this process in more detail.
5.1. Contraction tree. Given a formula φ in positive normal form and a path ρ, let
φ0, . . . , φm−1 be the subformulas of φ with φ0 = φ. A contraction tree is an edge labeled tree
T = 〈T, t, l〉 where T ⊆ {φ0, . . . , φm−1} ∪ {root}, t ⊆ {〈φi, φj〉 | φj is a subformula of φi} ∪
{〈root, φ〉}, and l is a mapping that labels each edge of T with an evaluated one-input-face
planar transducer circuit, such that the following conditions hold:
(1) T \ {root} is an ordered, rooted, regular, binary tree,
(2) all edge labels of T are evaluated one-input-face planar transducer circuits of arity ‖ρ‖,
all leaves are atomic propositions, and
(3) for τ = 〈φi, φj〉 ∈ t it holds that fl(τ)(φj(ρ)) = ψ(ρ), where ψ is the direct subformula
of φi that has φj as a subformula. Further, for the unique edge τ = 〈root, φj〉 ∈ t it
holds that fl(τ)(φj(ρ)) = φ(ρ).
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The special node root and the corresponding edge 〈root, φ〉 were added solely for technical
reasons.
The first condition ensures that the overall contraction process performs in a logarith-
mic number of parallel steps. The second condition provides the preconditions for a single
contraction step. Namely, the compositionality of the constructed circuits and the com-
plexity of logDCFL. The third condition states the induction hypothesis for the soundness
of the whole algorithm: When a transducer circuit is attached to an edge of the contraction
tree, it encodes the semantics of all partially evaluated subformulas contracted into that
edge.
5.2. Initialization step. The initial contraction tree T \ {root} is the formula tree φ
where each unary node (due to X∃, X∀, Y∃, and Y∀ operators) has been merged with its
unique child node. The corresponding new parent edge is labeled by the transducer circuit
that results from composing the circuits produced by applying cirρ to the corresponding
BLTL+Past operators of the eliminated nodes.
Lemma 5.1. Given a formula φ in positive normal form and a path ρ, a contraction tree
T can be constructed from φ and ρ by an logspace restricted Turing machine.
Proof. Define parent(χ) to be the subformula ψ of φ such that χ is the maximal subformula
of ψ in φ. Let T = 〈T, t, l〉 with T = {φi | φi is not of the form X∃ψ,X∀ψ,Y∃ψ, or Y∀ψ, 0 ≤
i < m}∪{root}, t = {〈φi, φj〉 ∈ T×T | φj is a maximal subformula in T of φi}∪{〈root, φ〉},
and for τ ∈ t,
l(τ) =
{
id for τ = 〈root, φ〉,
c(τ) otherwise,
where for 0 ≤ i < m,
c(〈φi, x〉) =

cirρ(X
∃) ◦ c(parent(φi)) for parent(φi) = X∃φi,
cirρ(X
∀) ◦ c(parent(φi)) for parent(φi) = X∀φi,
cirρ(Y
∃) ◦ c(parent(φi)) for parent(φi) = Y∃φi,
cirρ(Y
∀) ◦ c(parent(φi)) for parent(φi) = Y∀φi,
id otherwise,
where id is the identity transducer circuit of arity ‖ρ‖.
In T , all simple paths (due to X∃, X∀, Y∃, and Y∀ operators) have been collapsed
into single edges. This ensures that T \ {root} is an ordered, rooted, regular, binary tree.
The circuits cirρ(X
∃), cirρ(X∀), cirρ(Y∃), and cirρ(Y∀) are evaluated one-input-face planar
transducer circuits that do not contain any constants. Hence, any number of these circuits
can be composed resulting in an evaluated one-input-face planar transducer circuit. The
composition of planar transducer circuits can be performed in logarithmic space. The
mapping c is defined recursively above. However, it is easy to see that the whole procedure
can be performed iteratively in logarithmic space in the size of ρ plus the size of φ. From
the above, the first and the second condition for a contraction tree are clear. The third
condition is obtained by applying Lemma 4.1 to the construction.
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5.3. Contraction step. In the following, we describe the contraction of the tree T . During
a contraction step, a node that is labeled by a constant circuit is merged with its parent
node. The resulting node is contracted into the edge from its sibling to its grandparent.
Lemma 5.2. Let φi a node of a contraction tree T with child nodes φj and φk and parent
node p. Assume φj to be a leaf. Let s be the evaluation of cirρ(φj) ◦ l(〈φi, φj〉). Let T ′ =
〈T ′, t′, l′〉, where
T ′ = T \ {φj , φi},
t′ = t ∪ {〈φp, φk〉} \ {〈φi, φj〉, 〈φi, φk〉, 〈φp, φi〉},
l′(φk) =
{
evaluation of l(〈φi, φk〉) ◦ cirρ(fs(), φi) ◦ l((φi, p) if φj is the left child of φi,
evaluation of l(〈φi, φk〉) ◦ cirρ(φi, fs()) ◦ l((φi, p) if φj is the right child of φi,
l′(x) = l(x) for x 6= φk.
T ′ is a contraction tree and can be computed in logDCFL.
Proof. First, note that by construction of T it holds that φi, φj , φk 6= root. Clearly, if
T \{root} is an ordered, rooted, regular, binary tree then T ′\{root} is an ordered, rooteted,
regular, binary tree, as well. By construction of T ′ a leaf in T ′ is a leaf in T as well. Thus,
because T is a contraction tree, each leaf in T ′ is an atomic proposition. Since φj is a leaf
φj is an atomic proposition. Due to Lemma 4.1 cirρ(φj) can be composed with l(〈φi, φj〉)
resulting in an one-input-face planar circuit that can be evaluated in logDCFL. Thus s is a
constant circuit of arity ‖ρ‖ and cirρ(fs(), φi) (respectively cirρ(φi, fs())) is well defined and
of arity ‖ρ‖. Because T is a contraction tree and by Lemma 3.3, l′(〈p, φk〉) is an evaluated
one-input-face planar transducer circuit. By the definition of ◦ the input arity of l′(〈p, φk〉)
is the input arity of l(〈φi, φk〉) and the output arity of l′(〈p, φk〉) is the output arity of
l(〈p, φi〉). Because T is a contraction tree this arity is ‖ρ‖ in both cases. All remaining edge
labels of T ′ inherit the arities from T . Considering the edge 〈p, φk〉 ∈ t′, the third condition
for a contraction tree holds, since T is a contraction tree, and due to the definition of ◦,
and because of Lemma 4.1. For all other edges, the property is directly inherited from T .
The computation of T ′ is in logDCFL because of Lemma 3.3 and Lemma 4.1.
5.4. The path checking algorithm. Applying Lemma 5.1 and Lemma 5.2 to φ and ρ, we
can use Algorithm 2.3 to obtain an AC1(logDCFL) solution to the path checking problem.
This proves our main theorem:
Theorem 3. Given a BLTL+Past formula φ and a path ρ, convert φ into positive normal
form using only logarithmic space. A contraction tree T is initialized from φ in logarithmic
space by use of Lemma 5.1 and then Algorithm 2.3 is applied to T with the contraction step
defined in Section 5.3. Note that the extra root node and the edge 〈root, φ〉 in T do not
influence the performance of Algorithm 2.3. The algorithm terminates when there is only a
single leaf node n and a single edge 〈root, n〉 left in the contraction tree. By Lemma 5.2, the
contraction algorithm performes in AC1(logDCFL). The value of the first output gate of the
evaluation of the circuit c = cirρ(n) ◦ l(〈root, n〉) is the result. By Lemma 5.2, c is evaluated
and one-input-face and can hence be evaluated in logDCFL. The whole construction can
be executed within AC1(logDCFL) in ‖φ‖ + ‖ρ‖. Using Lemma 2.2, we can assume that
any bound occurring in φ has at most size ‖ρ‖. The sum of the bounds is thus polynomial
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in the size of φ (without bounds) and the length of ρ. Thus, the overall complexity of
AC1(logDCFL) is independent of the encoding of the bounds in φ.
Since LTL and LTL+Past both are subsets of BLTL+Past Theorem 1 and Theorem
2 are obtained as corollaries of Theorem 3.
6. Conclusions
We have presented a positive answer to the question whether LTL can be checked efficiently
in parallel on finite paths by giving an AC1(logDCFL) algorithm for checking formulas of
the extended logic BLTL+Past over finite paths. This result is a significant step forward in
the research program towards a complete picture of the complexities of the path checking
problems across the spectrum of temporal logics, which was started in 2003 by Markey and
Schnoebelen [26]. While other extensions of LTL, for example with Chop or Past+Now,
immediately render the path checking problem P-complete and, hence, inherently sequen-
tial [26], LTL with past and bounds can be checked efficiently in parallel.
There is a growing practical demand for efficient parallel algorithms, driven by the
increasing availability of powerful (and inherently parallel) programmable hardware. For
example, tools that translate PSL assertions to hardware-based monitors [7, 5, 11] can
immediately apply our construction to evaluate subformulas consisting of bounded and
past operators in parallel rather than sequentially. Similarly, monitoring tools based on
LTL+Past can buffer constant chunks of the input and then evaluate the buffered input in
parallel using our construction.
The capability of our algorithm to absorb the exponential succinctness of past and
bounds is due to the use of planar circuits as a representation of partially evaluated subfor-
mulas, which allows the evaluation of the formula to efficiently stop and resume, as dictated
by the dependencies between the subformulas. We expect that the use of planar circuits as a
data structure in parallel verification algorithms, following the pattern of our construction,
will find applications in other model checking problems as well.
There are several open questions that deserve further attention. There is still a gap
between AC1(logDCFL) and the known lower bound, NC1. There is some hope to further
reduce the upper bound towards NC1, the currently known lower bound, because our con-
struction relies on the algorithm by Chakraborty and Datta (cf. Theorem 3.1) for evaluating
monotone Boolean planar circuits with all constant gates on the outer face. The circuits
that appear in our construction actually exhibit much more structure. However, we are not
aware of any algorithm that takes advantage of that and performs better than logDCFL.
An intriguing question along the way is whether the path checking complexities of LTL and
BLTL+Past are actually the same: while they are both in NC, the circuits resulting from
BLTL+Past formulas seem to be combinatorially more complex. Finally, an interesting
challenge is to exploit the apparent “cheapness” of the BLTL+Past path checking problem
beyond parallelization, for example in memory-efficient algorithms.
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Appendix: Construction of cirρ
Let n = ‖ρ‖. Let b ∈ N. Let I = v0, . . . , vn−1 and O = o0, . . . , on−1. Let G = I ∪ O. Let
H = {gi,j | 0 ≤ i < n, 0 ≤ j ≤ b}. Let OH = g0,0, . . . , gn−1,0. Let IH = g0,b, . . . , gn−1,b.
For an atomic proposition p cirρ(p) = 〈O, l, ε, O〉, where l(oi) = 1 iff p ∈ ρi and ε
denotes an empty input sequence.
cirρ(∨, s) = 〈G, l, I, O〉, where
l(oi) =
{
〈id , vi〉 for si = 0 and 0 ≤ i < n,
1 for si = 1 and 0 ≤ i < n,
l(vi) = ? for 0 ≤ i < n;
cirρ(s,∨) = cirρ(∨, s);
cirρ(∧, s) = 〈G, l, I, O〉, where
l(oi) =
{
〈id , vi〉 for si = 1 and 0 ≤ i < n,
0 for si = 0 and 0 ≤ i < n,
l(vi) = ? for 0 ≤ i < n;
cirρ(s,∧) = cirρ(∧, s);
cirρ(X
∃) = 〈G, l, I, O〉, where
l(oi) =
{
〈id , vi+1〉 for 0 ≤ i < n− 1,
0 for i = n− 1,
l(vi) = ? for 0 ≤ i < n;
cirρ(X
∀) = 〈G, l, I, O〉, where
l(oi) =
{
〈id , vi+1〉 for 0 ≤ i < n− 1,
1 for i = n− 1,
l(vi) = ? for 0 ≤ i < n;
cirρ(U, s) = 〈G, l, I, O〉, where
l(oi) =

〈and , vi, oi+1〉 for 0 ≤ i < n− 1 and si = 0,
1 for 0 ≤ i < n− 1 and si = 1,
sn−1 for i = n− 1,
l(vi) = ? for 0 ≤ i < n;
22 L. KUHTZ AND BERND FINKBEINER
cirρ(s,U) = 〈G, l, I, O〉, where
l(oi) =

〈or , vi, oi+1〉 for 0 ≤ i < n− 1 and si = 1,
〈id , vi〉 for 0 ≤ i < n− 1 and si = 0,
〈id , vn−1〉 for i = n− 1,
l(vi) = ? for 0 ≤ i < n;
cirρ(R, s) = 〈G, l, I, O〉, where
l(oi) =

〈or , vi, oi+1〉 for 0 ≤ i < n− 1 and si = 1,
0 for 0 ≤ i < n− 1 and si = 0,
sn−1 for i = n− 1,
l(vi) = ? for 0 ≤ i < n;
cirρ(s,R) = 〈G, l, I, O〉, where
l(oi) =

〈and , vi, oi+1〉 for 0 ≤ i < n− 1 and si = 0,
〈id , vi〉 for 0 ≤ i < n− 1 and si = 1,
〈id , vn−1〉 for i = n− 1,
l(g) = ? for g ∈ I;
cirρ( Ub , s) = 〈G, l, I, O〉, where
l(oi) =

1 for 0 ≤ i < n and si = 1,
0 for 0 ≤ i < n and ∀j, i ≤ j < min(i+ b, n).sj = 0,
〈and , vi, oi+1〉 for 0 ≤ i < n− 1 and si = 0 and ∃j, i < j < min(i+ b, n).sj = 1,
l(vi) = ? for 0 ≤ i < n;
cirρ(s, Ub ) = 〈H, l, IH , OH〉, where
l(gi,j) =

〈id , gi,j+1〉 for 0 ≤ i < n− 1 and j < b and si = 0,
〈or , gi,j+1, gi+1,j+1〉 for 0 ≤ i < n− 1 and j < b and si = 1,
〈id , gi,j+1〉 for i = n− 1 and j < b,
? for j = b,
cirρ( Rb , s) = 〈G, l, I, O〉, where
l(oi) =

0 for 0 ≤ i < n and si = 0,
1 for 0 ≤ i < n and ∀j, i ≤ j < min(i+ b, n).sj = 1,
〈or , vi, oi+1〉 for 0 ≤ i < n− 1 and si = 1 and ∃j, i < j < min(i+ b, n).sj = 0,
l(vi) = ? for 0 ≤ i < n;
cirρ(s, Rb ) = 〈H, l, IH , OH〉, where
l(gi,j) =

〈id , gi,j+1〉 for 0 ≤ i < n− 1 and j < b and si = 1,
〈and , gi,j+1, gi+1,j+1〉 for 0 ≤ i < n− 1 and j < b and si = 0,
〈id , gi,j+1〉 for i = n− 1 and j < b,
? for j = b;
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cirρ(Y
∃) = 〈G, l, I, O〉, where
l(oi) =
{
〈id , vi−1〉 for 0 < i < n,
0 for i = 0,
l(vi) = ? for 0 ≤ i < n;
cirρ(Y
∀) = 〈G, l, I, O〉, where
l(oi) =
{
〈id , vi−1〉 for 0 < i < n,
1 for i = 0,
l(vi) = ? for 0 ≤ i < n;
cirρ(S, s) = 〈G, l, I, O〉, where
l(oi) =

〈and , vi, oi−1〉 for 0 < i < n and si = 0,
1 for 0 < i < n and si = 1,
s0 for i = 0,
l(vi) = ? for 0 ≤ i < n;
cirρ(s, S) = 〈G, l, I, O〉, where
l(oi) =

〈or , vi, oi−1〉 for 0 < i < n and si = 1,
〈id , vi〉 for 0 < i < n and si = 0,
〈id , v0〉 for i = 0,
l(vi) = ? for 0 ≤ i < n;
cirρ(T, s) = 〈G, l, I, O〉, where
l(oi) =

〈or , vi, oi−1〉 for 0 < i < n and si = 1,
0 for 0 < i < n and si = 0,
s0 for i = 0,
l(vi) = ? for 0 ≤ i < n;
cirρ(s,T) = 〈G, l, I, O〉, where
l(oi) =

〈and , vi, oi−1〉 for 0 < i < n and si = 0,
〈id , vi〉 for 0 < i < n and si = 1,
〈id , v0〉 for i = 0,
l(g) = ? for g ∈ I;
cirρ( Sb , s) = 〈G, l, I, O〉, where
l(oi) =

1 for 0 ≤ i < n and si = 1,
0 for 0 ≤ i < n and ∀j, i ≥ j > max(i− b,−1).sj = 0,
〈and , vi, oi−1〉 for 0 < i < n and si = 0 and ∃j, i > j > max(i− b,−1).sj = 1,
l(vi) = ? for 0 ≤ i < n;
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cirρ(s, Sb ) = 〈H, l, IH , OH〉, where
l(gi,j) =

〈id , gi,j+1〉 for 0 < i < n and j < b and si = 0,
〈or , gi,j+1, gi−1,j+1〉 for 0 < i < n and j < b and si = 1,
〈id , g0,j+1〉 for j < b,
? for j = b;
cirρ( Tb , s) = 〈G, l, I, O〉, where
l(oi) =

0 for 0 ≤ i < n and si = 0,
1 for 0 ≤ i < n and ∀j, i ≥ j > min(i− b,−1).sj = 1,
〈or , vi, oi−1〉 for 0 < i < n and si = 1 and ∃j, i > j > max(i− b,−1).sj = 0,
l(vi) = ? for 0 ≤ i < n;
cirρ(s, Tb ) = 〈H, l, IH , OH〉, where
l(gi,j) =

〈id , gi,j+1〉 for 0 < i < n and j < b and si = 1,
〈and , gi,j+1, gi−1,j+1〉 for 0 < i < n and j < b and si = 0,
〈id , g0,j+1〉 for j < b,
? for j = b.
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